Low-Voltage CMOS logic. Single gate package. Operating Voltage: 1.65 to 5.5. Compatibility: Input LVTTL/TTL, Output LVCMOS. Latch-up performance exceeds 100 mA per JESD 78 Class II. ESD protection exceeds JESD 22, Seria układów logicznych = LVC, Tryb blok