LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz., LVCMOS/LVTTL inputs. 3.3V Low-power operation. PLL transmitter data clock. Complies with TIA/EIA-644 LVDS standard, Liczba sterowników = 48, Typ wejścia = LV