These jitter attenuating clock multipliers combine either two or four DSPLL and provide access to any of the four inputs and provide low jitter clocks on any of the outputs. . The Silicon Labs Si5346 has two DSPLL and housed in a 44-Pin QFN package (7x7mm